

# A Dynamical Load-Cycle Charge Model for RF Power FETs

J. M. Collantes, *Member, IEEE*, Ph. Bouysse, J. Portilla, *Member, IEEE*, and R. Quere, *Senior Member, IEEE*

**Abstract**—A nonlinear charge model for RF power FETs is presented. The model, intended for use in harmonic-balance simulators, calculates the time evolution of the nonlinear charge in a period of the steady-state regime. For that, the experimentally extracted capacitances are integrated using the device dynamic load cycle as integration path. The proposed approach is technology independent and it has been applied here to a Si LDMOSFET and a SiC MESFET. Load pull measurements have been performed to verify the validity of the model.

**Index Terms**—Charge model, nonlinear modeling, power FETs.

## I. INTRODUCTION

CONVENTIONAL FET technologies based on Silicon or GaAs substrates (GaAs MESFET, GaAs/AlGaAs HEMTs, Si LDMOSFET...) have widely-proven suitability for high-power amplification at different frequency bands [1], [2]. The output power performances of these devices are often limited by their breakdown voltage and thermal conductivity characteristics. Nevertheless, the recent advances on wide bandgap semiconductor materials are pushing forward the boundaries for solid-state RF high power amplification. MESFETs fabricated from 4H-SiC and HFETs fabricated from the AlGaN/GaN heterostructure are the most promising devices to achieve the output power requirements of modern transmitters for wireless applications [3].

Suitable nonlinear models for RF power applications require an accurate representation of both conduction and displacement currents covering the entire device operating regions. The measured intrinsic capacitances of FETs are, commonly nonlinear functions of two control voltages, presenting their largest variations in the ohmic region [4]. Thus, an accurate model, intended for simulation of nonlinear regimes, must take into account the complete dual voltage dependence of the intrinsic capacitances. As an example, recent works that make use of complex expressions for nonlinear charge have shown excellent results in predicting large signal performances of PHEMTs [5]. However, electrical models for microwave power devices have to be constantly revisited due to the rapid evolution of new technologies.

In this work, a FET charge model independent of the device technology is presented. The model is intended for use in har-

Manuscript received February 15, 2001; revised May 10, 2001. This work was supported by the Spanish Commission of Science and Technology (Research Project TIC2000-0345). The review of this letter was arranged by Associate Editor Dr. Arvind Sharma.

J. M. Collantes and J. Portilla are with the Electricity and Electronics Department, University of País Vasco, Bilbao, Spain (e-mail: jmcollan@we.lc.ehu.es).

Ph. Bouysse and R. Quere are with the IRCOM, University of Limoges, Brive, France.

Publisher Item Identifier S 1531-1309(01)05933-5.




Fig. 1.  $C_{gs}$  of the LDMOS transistor as a function of  $v_{gs}$  and  $v_{ds}$ . Dashed line: extracted from multibias  $S$ -parameter measurements. Solid line: look-up table model. A generic trajectory in a period of the steady state is superimposed.

monic-balance (HB) simulators. The nonlinear charge evolution is obtained from the experimentally extracted intrinsic capacitances by using, as integration path, the dynamic load cycle corresponding to the actual steady-state operation of the device. Unlike [6], it has no constraint on the shape of the dynamic load cycle. Besides, the charge model proposed here does not require explicit expressions for charges (which are generally oriented to a particular technology), avoiding in this way any parameter-fitting procedure. It has been applied to a Si LDMOSFET and to a SiC MESFET.

## II. CHARGE MODEL

First, the bias dependence of the device intrinsic capacitances is experimentally obtained. For that, the selection of a particular topology and extraction procedure is required. Here, a classical field effect topology is used, with three nonlinear capacitances,  $C_{gs}$ ,  $C_{gd}$ , and  $C_{ds}$ , and a transconductance time delay  $\tau$ . Nevertheless, the proposed charge model can be applicable to any other topology. As an example, Fig. 1 shows the dual bias dependence of the gate source capacitance  $C_{gs}$  for the LDMOS transistor. This capacitance, together with  $C_{gd}$  and  $C_{ds}$ , is extracted through conventional methods from multi-bias pulsed  $S$ -parameters measurements [4], [7]. Assuming a quasistatic approach, the curves shown in Fig. 1 represent the nonlinear dependence of  $C_{gs}$  on the two control voltages,  $v_{gs}$  and  $v_{ds}$ . A look-up table model based on piece-wise cubic B-splines [8] is proposed to approximate the voltage dependence of  $C_{gs}$ . The use of a look-up table model provides an accurate representation of the capacitance (Fig. 1), while keeping the approach technology independent. Similar procedure is applied to  $C_{ds}$  and  $C_{gd}$ , which are also functions of the two control voltages.

A common way to obtain, in harmonic-balance (HB) simulators, the nonlinear displacement current  $i(t)$  associated to a nonlinear capacitance ( $C_{gs}$  for instance) function of two variables, is given by [9]

$$i_{C_{gs}}(t) = C_{gs}(v_{gs}, v_{ds}) \frac{dv_{gs}(t)}{dt}. \quad (1)$$

However, the average value of this displacement current over a signal period, i.e., the dc current flowing through the two-variable capacitance, can be different from zero [10]

$$\langle i_{C_{gs}}(t) \rangle = \left\langle C_{gs}(v_{gs}, v_{ds}) \frac{dv_{gs}(t)}{dt} \right\rangle \neq 0. \quad (2)$$

This problem is overcome in HB if the frequency-domain displacement current  $I_{C_{gs}}(\omega)$  is calculated from  $j\omega \cdot Q_{gs}(\omega)$ , with  $Q_{gs}(\omega)$  being the Fourier transform of the charge variations  $q_{gs}(t)$ , in a period  $T$  of the steady state, associated to the nonlinear capacitance  $C_{gs}$ .

$$q_{gs}(t) \xrightarrow{\text{Fourier}} Q_{gs}(\omega) \xrightarrow{j\omega \cdot Q(\omega)} I_{C_{gs}}(\omega)$$

Thus, the key point is to obtain the time variations of the charge associated to each nonlinear capacitance in a period  $T$  of the steady state. For that, we suggest the use of the time domain part of the HB algorithm to calculate these time variations of charge by integrating the extracted nonlinear capacitances along the dynamical load cycle.

Let us consider a generic trajectory of  $C_{gs}$  in a period of the signal steady state (Fig. 1) associated to a particular load-cycle. For a given load-cycle, the drain-to-source voltage  $v_{ds}$  is a function of the gate to source voltage  $v_{gs}$ . Thus, the evolution of  $C_{gs}$  along that trajectory is a function of  $v_{gs}$  only. Integrating (1) between time  $t_0$  and time  $t$ , the charge  $q_{gs}(t)$  can be calculated from

$$\begin{aligned} \int_{t_0}^t i_{C_{gs}}(\tau) d\tau &= \int_{q_{gs}(t_0)}^{q_{gs}(t)} dq_{gs} \\ &= \int_{v_{gs}(t_0)}^{v_{gs}(t)} C_{gs}(v_{gs}, v_{ds}(v_{gs})) dv_{gs} \\ \Rightarrow q_{gs}(t) &= q_{gs}(t_0) + \int_{v_{gs}(t_0)}^{v_{gs}(t)} C_{gs}(v_{gs}, v_{ds}(v_{gs})) dv_{gs}. \end{aligned} \quad (3)$$

From (3), it can be seen that the time-domain gate-source charge  $q_{gs}(t)$  is obtained by summing up the elemental charges brought by the displacement current during each time slot. Thus, it can be solved in the time domain part of the HB simulation. If a trapezoidal approximation is used, the charge at time-iteration  $n$  can be calculated from the capacitance and voltage at time-iteration  $n$  and the charge, capacitance, and voltage at time-iteration  $n-1$ :

$$\begin{aligned} q_{gs}(n) &= q_{gs}(n-1) + \frac{1}{2} [C_{gs}(n) + C_{gs}(n-1)] \\ &\quad \times [V_{gs}(n) - V_{gs}(n-1)]. \end{aligned} \quad (4)$$

The initial value for charge  $q_{gs}(0)$  is set arbitrarily to zero since the average value of the charge in a period  $T$  has no influence in a harmonic balance analysis. The calculation of  $q_{gs}(t)$




Fig. 2. Added power (PA) and power-added efficiency (PAE) of the LDMOS transistor at 1 GHz. B class ( $V_{ds0} = 6$  V,  $I_{ds0} = 10$  mA). Circles and crosses: load-pull measurements. Solid line: harmonic-balance simulation.

is automatically performed by the simulator, at each HB iteration. Obviously, when convergence to the final steady state is reached for the last HB iteration, the integration path corresponds to the actual dynamical load-cycle. Similar procedure is applied to obtain the nonlinear charge variations associated to  $C_{gd}(v_{gs}, v_{ds})$  and  $C_{ds}(v_{gs}, v_{ds})$ . Since the time evolution of the nonlinear charges in a period of the steady state is automatically computed from the extracted intrinsic capacitances at each HB iteration, the modeling procedure does not require explicit expressions of the nonlinear charges versus  $v_{ds}$  and  $v_{gs}$ .

### III. EXPERIMENTAL RESULTS

The proposed charge model has been applied here to two different devices for RF power and medium-power applications: A 1  $\mu$ m, 21 mm Si LDMOSFET and a 1.2  $\mu$ m, 250  $\mu$ m SiC MESFET. Classical field effect topologies together with well-known extraction techniques for extrinsic and intrinsic elements were used in both cases [7]. The nonlinear drain current was described by the look-up table model developed in [8]. The three intrinsic capacitances  $C_{gs}$ ,  $C_{gd}$ , and  $C_{ds}$  are considered as functions of the two control voltages. Active load-pull measurements were carried out to validate the proposed charge model. The load terminations of the active load-pull setup at the harmonic frequencies were measured. The same loads were used during simulation for sake of consistency. Fig. 2 shows the measured and simulated added power, PA, and power added efficiency, PAE, versus input power, for the LDMOS device operating in a B class at 1 GHz. A similar comparison is shown in Fig. 3 for the SiC MESFET operating in an AB class at 1.8 GHz. Good agreement between model predictions and experimental data is obtained in both cases. It is important to notice from Figs. 2 and 3 that the nonlinear model accurately simulates the small-signal regime (very low input power).

Additional comparisons, for different operating conditions, were performed, obtaining similar agreement between measurements and simulations. Moreover, other simulations using a simplified capacitance model (fixed values for  $C_{gd}$  and  $C_{ds}$  corresponding to the bias point,  $C_{gs}$  function of  $v_{gs}$  voltage only) were carried out. As found previously by Miller *et al.* [11], the largest discrepancies were found in the second and third harmonic output powers, and in the device input impedance at




Fig. 3. Added power (PA) and power-added efficiency (PAE) of the SiC MESFET at 1 GHz. AB class ( $V_{ds0} = 20$  V,  $I_{ds0} = 80$  mA). Circles and crosses: load-pull measurements. Solid line: harmonic-balance simulation.




Fig. 4. (a) Second and third harmonic output power of the LDMOS transistor at 1 GHz. (b) Input reflection coefficient of the LDMOS transistor at 1 GHz. Circles and crosses: obtained from load-pull measurements. Dashed line: HB simulation with simplified capacitance model. Solid line: HB simulation with load-cycle charge model.

high compression regime. As an example, Fig. 4(a) shows the output power at second and third harmonics versus input power predicted by both the dynamical load-cycle charge model, and the simplified capacitance model, for the case of the LD-MOSFET. The evolution of the LDMOSFET input reflection

coefficient versus input power, provided by the two mentioned models, is shown in Fig. 4(b). In both cases, measurements are superimposed, confirming the better accuracy of the dynamic load-cycle charge model at large-signal regimes.

#### IV. CONCLUSION

A nonlinear charge model for RF power FETs has been presented. The model, intended for use in harmonic balance simulators, is based on the determination of the time evolution of charge in a period of the steady-state regime. For that, the intrinsic capacitances are integrated using the device dynamic load cycle corresponding to the actual steady state as integration path. The resulting nonlinear charge model is consistent with the small signal model for low power regimes. The modeling approach has been successfully applied to two different technologies for RF power amplification. The good agreement found between simulations and load-pull measurements, from low to high power levels, confirmed the validity of the proposed model. The model procedure is easy and straight, since it only makes use of the experimentally extracted intrinsic capacitances and no explicit expressions of charge versus control voltages are required. Besides, its technology-independent nature makes it particularly suitable for technologies that are constantly under development.

#### REFERENCES

- [1] N. Camilleri, J. Costa, D. Lovelace, and D. Ngo, "Silicon MOSFETs, the microwave technology for the 90s," *IEEE Microwave Theory Tech. Dig.*, pp. 545–549, 1993.
- [2] J. A. Pusl, J. J. Brown, J. B. Shealy, M. Hu, A. E. Schmitz, D. P. Docter, M. G. Case, M. A. Thompson, and L. D. Nguyen, "High-efficiency GaAs-based pHEMT power amplifier technology for 1–18 GHz," in *IEEE Microwave Theory Tech. Symp.*, 1996, pp. 693–696.
- [3] R. J. Trew, "Wide bandgap semiconductor transistors for microwave power amplifiers," *IEEE Microwave Mag.*, vol. 1, pp. 47–54, Mar. 2000.
- [4] J. P. Teyssié, M. Campovecchio, C. Sommet, J. Portilla, and R. Quere, "A pulsed *S*-parameters measurement setup for the nonlinear characterization of FET's and bipolar power transistors," in *23rd Euro. Microwave Conf.*, Madrid, Spain, Sept. 1993, pp. 489–493.
- [5] R. Mallavarpu, D. Teeter, and M. Snow, "The importance of gate charge formulation in large-signal PHEMT modeling," in *IEEE GaAs IC Symp.*, 1998, pp. 87–90.
- [6] Y. C. Leong and S. Weinreb, "Empirical load-line capacitance models for HEMT," in *IEEE Microwave Theory Tech. Symp.*, Boston, MA, 2000, pp. 1385–1388.
- [7] G. Dambrine, A. Cappy, F. Heliodore, and H. Playez, "A new method for determining the FET small-signal equivalent circuit," *IEEE Trans. Microwave Theory Tech.*, vol. 36, pp. 1151–1159, July 1988.
- [8] J. M. Collantes, J. J. Raoux, R. Quere, and A. Suarez, "New measurement-based technique for RF LDMOS nonlinear modeling," *IEEE Microwave Guided Wave Lett.*, vol. 8, pp. 345–347, Oct. 1998.
- [9] R. Follmann, J. Borkes, P. Waldow, and I. Wolff, "Extraction and modeling methods for FET devices," *IEEE Microwave Mag.*, vol. 1, pp. 49–55, Sept. 2000.
- [10] D. E. Root, "Modeling and characterization of microwave devices and packages," in *Asia-Pacific Microwave Conf. Workshop (WS2)*, 1999.
- [11] M. Miller, T. Dinh, and E. Shumate, "A new empirical large signal model for silicon RF LDMOS FETs," in *IEEE Symp. Technol. Wireless Applicat.*, 1997, pp. 19–22.